



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/821,556	03/29/2001	Terry L. Kendall	42390P10073	5873
8791 7	590 04/14/2004		EXAMINER	
BLAKELY SOKOLOFF TAYLOR & ZAFMAN 12400 WILSHIRE BOULEVARD, SEVENTH FLOOR			CONNOLLY, MARK A	
	ES, CA 90025		ART UNIT	PAPER NUMBER
			2115	5
			DATE MAILED: 04/14/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	09/821,556	KENDALL, TERRY L.				
Office Action Summary	Examiner	Art Unit				
	Mark Connolly	2115				
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet with the o	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REF THE MAILING DATE OF THIS COMMUNICATION  - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a  - If NO period for reply is specified above, the maximum statutory peri  - Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the me earned patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply be tir reply within the statutory minimum of thirty (30) day od will apply and will expire SIX (6) MONTHS from tute, cause the application to become ABANDONE	mely filed  /s will be considered timely. In the mailing date of this communication.  ED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 29	March 2001.					
2a) This action is <b>FINAL</b> . 2b) ⊠ T	☐ This action is <b>FINAL</b> . 2b) ☐ This action is non-final.					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4) ☐ Claim(s) 1-29 is/are pending in the application 4a) Of the above claim(s) is/are withded 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-29 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and	rawn from consideration.					
Application Papers						
9)☐ The specification is objected to by the Exam 10)☒ The drawing(s) filed on 29 March 2001 is/are Applicant may not request that any objection to t Replacement drawing sheet(s) including the corr 11)☐ The oath or declaration is objected to by the	e: a) accepted or b) objected the drawing(s) be held in abeyance. Se ection is required if the drawing(s) is ob	e 37 CFR 1.85(a). sjected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the papplication from the International Burnet * See the attached detailed Office action for a line in the internation of the papplication from the Internation of the papplication from the International Burnet * See the attached detailed Office action for a line in the internation of the papplication from the International Burnet * See the attached detailed Office action for a line in the internation of the papplication from the Internation of the papplication for a line in the internation of the papplication from the Internation of the papplication for a line in the internation of the papplication for a line in the internation of the papplication from the Internation of the Internat	ents have been received. ents have been received in Applicat riority documents have been receive eau (PCT Rule 17.2(a)).	ion No ed in this National Stage				
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:					

Application/Control Number: 09/821,556 Page 2

Art Unit: 2115

#### **DETAILED ACTION**

## Claim Objections

1. Claim 17 is objected to because of the following informalities: The applicant claims a second register as being a volatile register as well as it being a flash memory as seen in claim 11. Because flash memories are well known as being non-volatile memories, it is unclear how the second register could be a volatile register. For examining purposes, the second register in claim 17 is interpreted as a non-volatile register. Appropriate correction is required.

### Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-10 and 21-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over James et al [James] US Pat No 6647512.
- 4. Referring to claim 1, James teaches the invention substantially including:
  - a. a first register to store default configuration data [col. 1 lines 17-20 and col. 6 lines 35-38].
  - a second register coupled to the first register to store active configuration data
     [col. 5 lines 18-22]. The system configuration parameters stored in CMOS are
     interpreted as active configuration data.
  - c. an input circuit coupled to the second register [col. 5 lines 23-31]. Although

    James explicitly teaches that software is responsible for changing the system

Application/Control Number: 09/821,556

Art Unit: 2115

configuration parameters, it is inherent that there exists some circuitry to execute the software and to write the modified system configuration parameters into the CMOS.

Although James does not explicitly teach a control logic coupled to the first register, the second register and the input circuit to load the second register with data selected from either the default configuration data from the first register or input data from the input circuit, James does explicitly teach that the CMOS can have user modified configuration parameters or default configuration parameters loaded into the CMOS as shown above. It is interpreted by the examiner that it is obvious there must exist a control logic coupled to the first and second registers and the input circuit in order to coordinate the writing of the configuration parameters into the second register.

- 5. Referring to claim 2, James teaches a reset logic to select between loading the second register with the default configuration data and retaining a previous content of the second register in the second register [Abstract and col. 6 lines 35-38]. Unless the default configuration parameters are loaded into the CMOS, the previous configuration parameters will be retained in the CMOS.
- 6. Referring to claim 3, the "pressing and holding of the power button for 4 seconds while the computer is in a POST state ... to automatically restore backup settings to CMOS" as taught by James is interpreted as generating a reset signal to load default configuration data into the second register [col. 6 lines 35-39]. It is further interpreted that the signal is transmitted through a reset line.
- 7. Referring to claim 4, the reset line above is interpreted as a power-up reset line since the reset signal is generated during a POST state which occurs during power-up [col. 6 lines 35-39].

Application/Control Number: 09/821,556 Page 4

Art Unit: 2115

8. Referring to claims 5 and 6, these are rejected on the same basis as set forth hereinabove.

More specifically, if the reset signal is generated the default configuration parameters will be loaded into CMOS while the lack of a reset signal being generated will cause the CMOS to retain its current configuration parameters.

- 9. Referring to claim 7, it is interpreted by the examiner that the configuration parameters generated within the setup program are initially generated and temporarily stored apart from the second register until it is time for the second registers configuration parameters to be overwritten. It is further interpreted by the examiner that the newly generated configuration parameters are sent to the input circuit through a data bus so that the input circuit can then write the new parameter values into the second register.
- 10. Referring to claim 8, James teaches that the first register is a non-volatile register [col. 1 lines 17-20].
- Referring to claim 9, James teaches that the second register is a volatile memory [col. 1 lines 33-40]. Volatile memories cannot retain their contents without power and James teaches that the CMOS is coupled to a battery to preserve its contents.
- Referring to claim 10, James teaches that the first and second configurations are different because the contents of the CMOS are altered when the default configuration parameters are loaded into the CMOS [col. 5 lines 31-37 and col. 5 line 55 col. 6 line 5].
- 13. Referring to claims 21-29, these are rejected on the same basis as set forth hereinabove.

  James teaches the apparatus and therefore teaches the method performed by the apparatus.

Application/Control Number: 09/821,556

Art Unit: 2115

- 14. Claims 11-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over James as applied to claims 1-10 and 21-29 above, and further in view of Schmidt et al [Schmidt] US Pat No 6038689.
- 15. Referring to claim 11, this is rejected on the same basis as set forth hereinabove with the exception that James does not explicitly teach that the first and second registers, input circuit and control logic are included in a flash memory. Rather James teaches that the first and second registers are apart from each other in that the second register is a CMOS and the first register is some non-volatile memory. There is no suggestion that the two exist within a flash memory.

Schmidt explicitly teaches that a CMOS memory can be replaced with a flash memory [col. 3 lines 30-35]. It would have been obvious to one of ordinary skill in the art at the time of the invention to first, replace the CMOS memory taught in James with a flash memory because a flash memory does not require the use of a battery in order to preserve it contents thus eliminating the need for the CMOS battery which would free up extra space in the system. In addition, power consumption of the system would be reduced by not having to consume battery power while the system is powered off in order to preserve the configuration parameters. Secondly, it would have been obvious to include the first register in the flash memory since the first register is non-volatile and also to include the input circuit and control logic in the flash memory as well. Since all these components work closely together as one system in order to input, save and restore configuration data, by integrating all these components into a single flash memory, the number of separate components could be reduced thus reducing the cost, size and complexity of the James-Schmidt system.

16. Referring to claims, 12-20, these are rejected on the same basis as set forth hereinabove.

Application/Control Number: 09/821,556

Art Unit: 2115

#### Conclusion

17. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mark Connolly whose telephone number is (703) 305-7849. The examiner can normally be reached on M-F 8AM-5PM (except every first Friday).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C Lee can be reached on (703) 305-9717. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mark Connolly Examiner Art Unit 2115

mc

March 26, 2004

THOMAS LEE

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100 Page 6